<b>=</b>	Please type a plus sign (+) inside this box - $\coprod$
<b>≥</b>	UTILITY
S=:	PATENT APPLICATION
	TRANSMITTAL
v	TIVATIONITITAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

	Attorney	Docket	No.
--	----------	--------	-----

3027.1US(96-0684.1)

First Inventor or Application Identifier

Title

WELL-DRIVE ANNEAL TECHNIQUE USING PREPLACEMENT OF NITRIDE FILMS FOR ENHANCED FIELD ISOLATION

	Express Mail Label No.   EL248175148US -									
APPLICATION ELEMENTS See MPEP Chapter 600 concerning utility patent application contents				Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231						
1.  Fee Transmittal Form (Submit an original, and a duplicate for fee processing)  2.  Specification (preferred arrangement set forth below) -Descriptive title of the invention -Cross References to related Applications -Statement Regarding Fed Sponsored R&D -Reference to Microfiche Appendix -Background of the Invention -Brief Summary of the Invention -Brief Description of the Drawings (if filed)				6. □Microfiche Computer Program (Appendix) 7. □ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. □ Computer Readable Copy b. □ Paper Copy (identical to computer copy) c. □ Statement verifying identity of above copies						
-Detailed Description -Claim(s) -Abstract of the Disclosure  3. Drawing(s) (35 USC 113) Total Sheets 4. Oath or Declaration Total Pages a. Newly executed (original or copy) b. Copy from a prior application (37 CFR 1.63(d))  (For continuation/divisional with Box 17 completed) (Note Box 5 below) i. DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior				ACCOMPANYING APPLICATION PARTS  8. □ Assignment Papers (cover sheet & document(s))  9. ☒ 37CFR 3.73(b) Statement ☒ Power of Attorney (when there is an assignee)  10. □ English Translation Document (if applicable)  11. ☒ Information Disclosure □ Copies of IDS Statement (IDS/PTO-1449) Citations  12. □ Preliminary Amendment  13. ☒ Return Receipt Postcard (MPEP 503)  14. □ Small Entity □ Statement filed in prior application, Statement(s)						
application, see 37 CFR 1.63(d)(2) and 1.33(b).  5. ☑ Incorporation By Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.  Statement(s) Status stin proper and desired  15. □ Certified Copy of Priority Document(s)  (If foreign priority is claimed)  16. ☑ Other: Petition to Accept Photographs as Drawings with Three (3) sets of photographs.  *A new statement is required to be entitled to pay small entity fees, exceptions.										
17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:  ☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior Application No. 08 /957.039  Prior application information: Examiner A. Mai Group/Art Unit:2814										
18. CORRESPONDENCE ADDRESS										
☐ Customer Number or Bar Code Label or ☐ Correspondence address below										
Joseph A. Walkowski		. Walkowski								
NAME	TRASK,	BRITT & RO	SSA							
ADDRESS	P.O. Box 2550									
CITY	Salt Lake City STATE Utah ZIP CODE 84110									
COUNTRY	U.S.A.		TELEPH	ONE	(801) 5	32-1922	F.A	AX (	(801)531-9168	
Name (Print/	Type)	Robert G.	Winkle	<u> </u>		Registration 1	No. (Attorney/A	lgent)	37,474	
Signature		150	rest)	4		76		Date	2/26/99	



Signature

### PATENT Attorney Docket 3027US(96-0684)

CERTIFICATION UNDER 37 C.F.R. § 1.10

EM339601596US

Express Mail Mailing Label No.

Date of Deposit

I hereby certify that this application is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Timothy Ricks

Typed or printed name of person mailing application

Signature of person mailing application

#### APPLICATION FOR LETTERS PATENT

for

## WELL-DRIVE ANNEAL TECHNIQUE USING PREPLACEMENT OF NITRIDE FILMS FOR ENHANCED FIELD ISOLATION

Inventors:

Pai-Hung Pan Nanseng Jeng

Attorneys:

Joseph A. Walkowski Registration No. 28,765 Robert G. Winkle Registration No. 37,474 TRASK, BRITT & ROSSA, P.C. P.O. Box 2550 Salt Lake City, Utah 84110 (801) 532-1922

#### WELL-DRIVE ANNEAL TECHNIQUE USING PREPLACEMENT OF NITRIDE FILMS FOR ENHANCED FIELD ISOLATION

#### BACKGROUND OF THE INVENTION

5

Field of the Invention: The present invention relates to an apparatus and method for forming isolation structures for isolating electrical devices on a semiconductor substrate. More particularly, the present invention relates to forming the isolation structure using a novel LOCOS (LOCal Oxidation of Silicon) technique.

10

State of the Art: The fabrication of an electrical circuit involves connecting isolated electrical devices with specific electrical paths. For the sake of example only, the follow discussion will focus on the formation of a twin-well CMOS (Complementary Metal Oxide Semiconductor) structure. In the fabrication of a CMOS integrated circuit, the isolation structure for electrically isolating the electrical devices must be built onto or into the silicon wafer itself. The individual electrical devices are generally isolated using the LOCOS process. FIGs. 14 through 27 illustrate the LOCOS process which begins with a semiconductor substrate 202, such as silicon wafer, having p-wells 204 and n-wells 206 formed thereon, as shown in FIG. 14. A layer of silicon dioxide 210, usually between about 20 and 50 nm thick is formed on an active surface 208 of the semiconductor substrate 202, as shown in FIG. 15. The silicon dioxide layer 210 may be formed by any known technique, including but not limited to: thermally growing the layer, CVD (chemical vapor deposition), and the like. The function of the silicon dioxide layer 210, also called pad or buffer oxide, is to lessen the stresses between the semiconductor substrate 202 and a subsequently deposited silicon nitride layer.

25

As shown in FIG. 16, after the formation of the silicon dioxide layer 210, a thick layer of silicon nitride 212, usually between about 100 and 200 nm thick, is deposited, generally by CVD, over the silicon dioxide layer 208 to function as an oxidation mask. Active areas are then defined with a photolithographic and etch steps illustrated in FIGs. 17 through 23.

10

15

25

As shown in FIG. 17, a resist layer 214 is patterned on the silicon nitride layer 212 to protect all of the areas where active areas will be formed. The silicon nitride layer 212 is etched, usually by a dry etch, and the silicon dioxide layer 210 is then etched, usually with either a dry or wet etch, as shown in FIG. 18. FIG. 19 illustrates a top view of an exemplary resist layer pattern 220. As shown in FIG. 20, the resist layer 214 is removed and the isolation structure or field oxide 216 is then formed, usually thermally grown by wet oxidation at temperatures of about 1000°C for between about 2 and 4 hours. As the field oxide 216 grows, some of the oxidation diffuses laterally which causes the field oxide 216 to grow under and lift edges 218 of the silicon nitride layer 212. FIG. 21 illustrates a top view of FIG. 20. The silicon dioxide layer 210 is shown in dashed lines for visual orientation. Area 222 is shown with a silicon nitride layer 212 removed (dashed line showing previous location) to show the encroachment of the field oxide 216. The field oxide 216 encroaches in direction 224 and, simultaneously, in direction 226. This encroachment will ultimately reduce the size of an active area to be formed (see FIG. 23). In fact, a resulting active area length can shrink severely (about  $>0.11~\mu m$  per side for an active area having a beginning length of about 1.5  $\mu$ m) due to the encroachment. However, the shrinkage of a width of the active area is less sensitive. The active area width usually reduces only slightly ( $<0.04 \mu m$  per side for an active area having a beginning width of about  $0.3 \, \mu m$ ).

The silicon nitride layer 212 is then removed to expose the silicon oxide layer 210, as shown in FIG. 22. The field oxide 216 and silicon oxide layer 210 are etched to remove the silicon oxide layer 210 and expose the active areas 230 on the pwells 204 and n-wells 206, as shown in FIG. 23.

The active areas 230 are then used to form individual electrical devices, such as PMOS, NMOS, and CMOS transistors. For purposes of illustration, FIGs. 24 through 27 show the formation of semiconductor-layer source and drain regions for a CMOS transistor. The source and drain regions are formed by introducing an impurity

25

5

10

element into the semiconductor layer (see U.S. Patent 5,514,879 issued May 7, 1996 to Yamazaki). Typically, the introduction of impurities for a CMOS transistor requires two masking and implantation steps. As shown in FIG. 24, spacers 232 are used to substantially bifurcate the active areas 230. As shown in FIG. 25, a first mask 234 is applied over the active areas 230 over the n-wells 206. An n-type impurity is introduced to the exposed active areas 230 over the p-wells 204 to form n-type areas 236. The first mask 234 is removed and a second mask 238 is applied to the active areas 230 over the p-wells 204, as shown in FIG. 26. A p-type impurity is introduced to the exposed active areas 230 over the n-wells 206 to form p-type area 240. The second mask 238 then is removed to form the fundamental CMOS structure 242, as shown in FIG. 27. The n-type areas 236 and the p-type areas 240 are subsequently used as source/drain areas in further CMOS fabrication.

The p-type and n-type impurities can be introduced by thermal diffusion or ion implantation. By using thermal diffusion, the impurities are introduced from the surface of the semiconductor layer. By using ion implantation, impurity ions are implanted into the semiconductor layer. The ion implantation method provides a more precise control with respect to the total impurity concentration and depth that the impurities can be implanted into the semiconductor layer, and thus allows impurities to be implanted into a shallow, thin film. However, since an ion implantation apparatus uses an ion beam having a diameter of only several millimeters, it is necessary to either move the substrate mechanically or scan the ion beam electrically over the substrate since the area of the substrate is larger than the diameter of the ion beam. Thus, an alternate technique is an ion shower-doping method. According to this technique, ions generated by using a plasma discharge. The ions are dispersed in a cone shape and accelerated at a low voltage without mass separation to implant in the substrate.

Once the implantation is complete, the CMOS structure 242 is annealed at about 600°C to activate the impurities. However, the temperature of annealing is detrimental to any temperature-sensitive portion of the entire structure. Furthermore, it is known

5

10

that any metal contamination in the furnace/holder will out-diffuse and contaminate the semiconductor wafers containing the CMOS structures 242 during the high temperature anneal. In order to eliminate this problem, an highly clean furnace and wafer holders are required. It is also known that any metal contamination in any individual semiconductor wafer will contaminate other near-by semiconductor wafers in the same batch during high temperature anneal.

Therefore, it would be advantageous to develop an electrical device isolation technique which substantially eliminates the aforementioned contamination effects and reduces encroachment of the field oxide into the active areas, while using inexpensive, commercially-available, widely-practiced semiconductor device fabrication techniques and apparatus.

#### SUMMARY OF THE INVENTION

The method of the present invention begins with a substrate of semiconductor material, such as monocrystalline silicon (traditional silicon wafer), silicon-on-glass, or silicon-on-sapphire, germanium, or ceramic, having a first surface and an opposing second surface. The substrate first surface is processed to form n-type areas and/or p-type areas implanted respectively therein. A pad oxide film is grown on substrate first surface by any known technique. A diffusion barrier is deposited over the pad oxide film, using any known deposition technique. A diffusion barrier may also be formed over the substrate second surface to form an encapsulated structure. It is understood that the diffusion barrier layer can be applied in two steps (i.e., application to the substrate first surface and the substrate second surface, separately) and can constitute different substances covering the substrate first substrate and the substrate second substrate. The resulting structure is annealed to activate the n-type and/or p-type areas.

A mask material is applied on the diffusion barrier layer covering the substrate first surface, by any known masking technique, and the diffusion barrier layer is etched to define active device areas. The mask material is stripped and a field oxide is grown

on the exposed substrate first surface. A portion of the field oxide and all of the diffusion barrier is removed, resulting in active areas surrounded by a field isolation structure.

By forming and activating (by annealing) the n-type and p-type areas within the p-wells and n-wells prior to the formation of the field isolation structure around the active areas, the encroachment of the field isolation structure is substantial reduced. Furthermore, the encapsulation of the substrate prior to annealing virtually eliminates the potential of any metal contamination in the furnace/holder which may out-diffuse during anneal from contaminating the substrate.

10

15

5

#### BRIEF DESCRIPTION OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:

FIGs. 1-8 are cross-sectional views of a method of the present invention for forming a field isolation structure;

FIGs. 9-10 are scanning electron micrographs of field isolation structures formed according to the present invention;

FIGs. 11-12 are scanning electron micrographs of field isolation structures formed by a prior art technique;

FIG. 13 is a graph comparing the difference in field isolation structure encroachment into the terms of active area length v. active area width for annealed and unannealed substrates; and

25

FIGs. 14-27 are cross-sectional views of a prior art technique for forming a field isolation structure.

5

10

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIGS. 1 through 8 illustrate, in cross-section, a method for forming isolation structures for isolating electrical devices on a semiconductor substrate. It should be understood that the figures presented in conjunction with this description are not meant to be actual cross-sectional views of any particular portion of an actual semiconductor device, but are merely idealized representations which are employed to more clearly and fully depict the process of the invention than would otherwise be possible.

FIG. 1 illustrates a substrate 102 having a first surface 104 and an opposing second surface 106, and p-wells 108 and n-wells 110. A zero oxide 112 is grown on the substrate first surface 104. Zero alignment marks (not shown) are defined and n-type areas 114 and p-type areas 116 are implanted in the n-wells 108 and p-wells 110. The implantation of the n-wells 108 and the p-wells 110 may be accomplished by known implantation techniques, such as thermal diffusion, ion implantation, ion shower, and doping (as discussed above). After implantation, the substrate 102 is cleaned and the zero oxide 112 stripped.

As shown in FIG. 2, a pad oxide film 118 is grown, preferably by thermal oxidation, on substrate first surface 104. Preferably, the pad oxide film 118 is grown to a depth of between about 50Å - 300Å. Most preferably, the pad oxide film 118 is grown to a depth of about 80Å at about 800°C to 950°C in an O<sub>2</sub> or H<sub>2</sub>O/O<sub>2</sub> ambient atmosphere. It is, of course, understood that the zero oxide 112 may serve as the pad oxide by eliminating the zero oxide stripping and pad oxide film growing steps.

As shown in FIG. 3, a diffusion barrier layer 120, such as silicon nitride or silicon oxynitride, is deposited on the substrate first surface 104 and the substrate second surface 106, preferably to a depth of between about 1000Å and 2500Å, using any known deposition technique, such as chemical vapor deposition ("CVD") or low pressure chemical vapor deposition ("LPCVD"), to form an encapsulated structure 121. The diffusion barrier layer 120 is most preferably formed to a depth of about 2000Å using LPCVD (NH<sub>3</sub>/SiH<sub>2</sub>Cl<sub>2</sub> vapor).

5

TU 20

25

The encapsulated structure 121 is annealed at a temperature ranging from between about 900°C to 1150°C in an ambient atmosphere of inert gas (such as N<sub>2</sub>, Ar, or Ne), an oxidant gas (such as O<sub>2</sub>, H<sub>2</sub>O, or CO<sub>2</sub>), or a mixture of inert gas and oxidant gas to activate the p-type areas 114 and the n-type areas 116. It is, of course, understood that for an entirely encapsulated structure 121 the ambient atmosphere during annealing is of no consequence. However, if a portion of a structure (e.g., the backside) is not encapsulated, the ambient atmosphere may have to be carefully selected.

The formation of the encapsulated structure 121 prior to annealing virtually eliminates any potential for metal contamination of the semiconductor wafer, since any metal contaminant in the annealing furnace and/or holder which out-diffuses cannot contact any surface of the substrate 102. Furthermore, annealing early in the fabrication process eliminates the possibility of damage to temperature-sensitive portions of the finished device, such as threshold voltage and junction depths, as these portions are formed after the annealing.

As shown in FIG. 4, after the high temperature anneal, a photo mask material 122 is applied, by any known masking technique (such as photolithography or the like), to define active device areas 124. A hydrofluoric acid dip may be needed before applying the photo mask material 122 to achieve good adhesion of the photo mask material 122.

As shown in FIG. 5, a dry etch process is used to define the active device areas 124. The dry etch is preferably a reactive ion etch (RIE) at a power of between about 600 watts and 900 watts (most preferably about 800 watts) and a pressure of between about 3000 mTorr and 6000 mTorr (most preferably about 4500 mTorr). As shown in FIG. 6, the mask material 122 is stripped, preferably using a plasma O<sub>2</sub> method, and the substrate 102 is cleaned, preferably using a standard RCA cleaning.

As shown in FIG. 7, a field oxide 130 is grown on the substrate first surface 104. The field oxide 130 is preferably grown at about 1050°C in an H<sub>2</sub>O/O<sub>2</sub>

5

10

ambient atmosphere to a thickness of between about 2000Å and 3500Å, preferably about 2500Å. Approximately 100Å of field oxide is remove with hydrofluoric acid and the diffusion barrier layer 120 is removed in hot (about 150°C) phosphoric acid for about 50 minutes which results in the field isolation structure 132, as shown in FIG. 8.

Scanning electron micrographs of active areas formed by prior art techniques and by the present invention are shown in FIGs. 9-12. Each of the active areas (dark ovals) shown in FIGs. 9-12 were formed using the technique of the present invention with a pad oxide deposited to a depth of about 130 Å and a pad nitride film deposited to a depth of about 1900 Å. FIGs. 9 and 10 show top plan views of substrates having a plurality of active areas (dark ovals) after the formation of the field isolation structures (dark area surrounding the active areas), as illustrated in FIG. 8, by a method of the present invention. FIG. 9 shows active areas on a substrate at the ACI (After Clean Inspection) step after the device has been etched and cleaned, but prior to annealing. The band which surrounds the active areas (light-toned band between the field isolation structure and the active area during the formation thereof. FIG. 10 shows the resulting active area on a substrate with annealing the substrate in a nitrogen atmosphere at about 1082°C for approximately 180 minutes prior to the formation of the isolation structure.

FIGs. 11 and 12 illustrates the resulting active areas in a substrate using the prior art fabrication method illustrated in FIGs. 14 through 27 without annealing the substrate prior to forming the field isolation structure. Again, the dark ovals indicate the resulting active areas, the dark area surrounding the active areas, and the light-toned bands encircling the active areas indicates the amount of encroachment of field isolation structure into the active area during the formation thereof. FIG. 11 shows active areas on a substrate at the ACI (After Clean Inspection) step after the device has been etched and cleaned, but prior to annealing. FIG. 12 shows the resulting active areas in a substrate without annealing a substrate at about 1082°C for approximately 180 minutes.

5

10

By comparing resulting active areas formed by the method of the present invention, as shown by FIGs. 9 and 10, against the method of the prior art, as shown by FIGs. 11 and 12. It can be seen that the field isolation structure encroachment is significantly less using the method of the present invention. Although the precise mechanism is not known, it is believed that the densification of the substrate resulting from the annealing prior to the formation of the isolation structure reduces the encroachment of the isolation structure. Another possible mechanism is that the nitrogen in the diffusion barrier 120, when nitrogen containing substances such as silicon nitride or silicon oxynitride are used for such a diffusion barrier, reacts with the pad oxide 118 and the by-products form therefrom reduces the encroachment of the isolation structure.

The decrease in encroachment of the isolation structure is can also be seen in the graph illustrated in FIG. 13. This graph shows the final active area ("AA") length after field oxide growth graphed in relation to the active area ("AA") width before field isolation structure (field oxide) growth for silicon wafers, with and without anneal prior to the formation of the field oxide. Active areas with the same AA width before field oxide growth will have the same AA length before field oxide growth. However, the final AA length depends strongly on the process technology used, e.g., a better process provides a longer final AA length. Thus, it can be seen from FIG. 13 that the present invention reduces field oxide encroachment and results in a longer active area (approximately 20-25 % longer).

Although the present disclosure is focus on the formation of a CMOS structure, it is, of course, understood that the above described technique can be used to form any MOS structure such as NMOS structures or PMOS structures, or any semiconductor structure using a LOCOS-type field isolation structure.

\* \* \* \* \*

Having thus described in detail preferred embodiments of the present invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations are possible without departing from the spirit or scope thereof.

#### **CLAIMS**

#### What is claimed is:

- 1. A method of forming an isolation structure for a semiconductor device, comprising:
- providing a semiconductor substrate having a first surface and a second surface;

  patterning at least one first doped area on said substrate first surface;

  forming a layer of oxide over said substrate first surface;

  depositing a diffusion barrier layer over said pad oxide layer; and

  annealing said substrate to activate said at least one first doped area after deposition of

  diffusion barrier.
  - 2. The method of claim 1, wherein depositing said diffusion barrier layer over said pad oxide layer includes depositing said diffusion barrier layer over said substrate second surface.
  - 3. The method of claim 1, further comprising depositing a second diffusion barrier layer over said substrate second surface.
  - 4. The method of claim 1, wherein said first doped area comprises a p-type impurity.
  - 5. The method of claim 1, wherein said first doped area comprises an n-type impurity.
- 25 6. The method of claim 1, wherein said diffusion barrier layer is silicon nitride.

10

- 7. The method of claim 1, wherein said diffusion barrier layer is silicon oxynitride.
  - 8. The method of claim 1, further comprising:
- 5 applying a mask material over said diffusion barrier;

etching said diffusion barrier to define at least one active device area comprised of said at least one activated first doped area;

stripping said mask material;

growing a field oxide from said pad oxide layer; and

removing said diffusion barrier and a portion of said field oxide to expose portions of said substrate first surface.

- 9. A method of forming a MOS structure, comprising: providing a semiconductor substrate having a first surface and a second surface; patterning at least one first doped area on said substrate first surface; forming a layer of oxide over said substrate first surface; depositing a diffusion barrier layer over said pad oxide layer; and annealing said substrate to activate said at least one first doped area after deposition of diffusion barrier.
- 10. The method of claim 9, wherein depositing said diffusion barrier layer over said pad oxide layer includes depositing said diffusion barrier layer over said substrate second surface.
- 11. The method of claim 9, further comprising depositing a second diffusion barrier layer over said substrate second surface.

- 12. The method of claim 9, wherein said first doped area comprises a p-type impurity.
- 13. The method of claim 9, wherein said first doped area comprises an ntype impurity.
  - 14. The method of claim 9, wherein said diffusion barrier layer is silicon nitride.
- 15. The method of claim 9, wherein said diffusion barrier layer is silicon oxynitride.
  - 16. The method of claim 9, further comprising: applying a mask material over said diffusion barrier; etching said diffusion barrier to define at least one active device area comprised of said at least one activated first doped area; stripping said mask material; growing a field oxide from said oxide layer; and removing said diffusion barrier and a portion of said field oxide to expose portions of said substrate first surface.
  - 17. A well-drive anneal technique using preplacement of nitride films for enhanced field isolation, comprising:
    providing a semiconductor substrate having a first surface and a second surface;
    patterning at least one first doped area on said substrate first surface;
    forming a layer of oxide over said substrate first surface;
    depositing a diffusion barrier layer over said pad oxide layer; and

10

annealing said substrate to activate said at least one first doped area after deposition of diffusion barrier.

- 18. The technique of claim 17, wherein depositing said diffusion barrier layer over said pad oxide layer includes depositing said diffusion barrier layer over said substrate second surface.
  - 19. The technique of claim 17, further comprising depositing a second diffusion barrier layer over said substrate second surface.
  - 20. The technique of claim 17, wherein said first doped area comprises a p-type impurity.
  - 21. The technique of claim 17, wherein said first doped area comprises an n-type impurity.
  - 22. The technique of claim 17, wherein said diffusion barrier layer is silicon nitride.
  - 23. The technique of claim 17, wherein said diffusion barrier layer is silicon oxynitride.
  - 24. The technique of claim 17, further comprising: applying a mask material over said diffusion barrier;
- etching said diffusion barrier to define at least one active device area comprised of said at least one activated first doped area;

stripping said mask material;

growing a field oxide from said oxide layer; and

10

removing said diffusion barrier and a portion of said field oxide to expose portions of said substrate first surface.

- 25. A pre-anneal intermediate structure in the formation of an isolation structure for a semiconductor device, comprising:
  a semiconductor substrate having a first surface and a second surface;
  at least one first doped area on said substrate first surface; and
  a diffusion barrier layer over said substrate first surface.
  - 26. The structure of claim 25 further comprising a layer of oxide between said substrate first surface and said diffusion barrier layer.
  - 27. The structure of claim 25 wherein said diffusion barrier layer extends over said substrate second surface.
  - 28. The structure of claim 25, further comprising a second diffusion barrier layer over said substrate second surface.
  - 29. The structure of claim 25, wherein said first doped area comprises a p-type impurity.
  - 30. The structure of claim 25, wherein said first doped area comprises an n-type impurity.
- 25 31. The structure of claim 25, wherein said diffusion barrier layer is silicon nitride.

32. The structure of claim 25, wherein said diffusion barrier layer is silicon oxynitride.

10

#### **ABSTRACT**

A method of forming an isolation structure comprising forming n-type areas and/or p-type areas implanted respectively therein on a first surface of the substrate. A pad oxide film is grown on substrate first surface covering the p-wells and/or n-wells. A diffusion barrier(s) is deposited on the substrate first surface and a substrate second surface to form an encapsulated structure. The encapsulated structure is annealed to activate the n-type and/or p-type areas. A mask material is applied over the diffusion barrier on the substrate first surface to define active device areas and a dry etch process is used to etch away the unmasked portions of the diffusion barrier. The mask material is stripped and a field oxide is grown on the substrate first surface. A portion of the field oxide and all of the diffusion barrier is removed, resulting in active areas surrounded by a field isolation structure.

N:\2269\3027\3027.wpd 11/10/97




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 9




Fig. 10




Fig. 11




Fig. 12

#### **FORNEY)** DECLARA. ON FOR PATENT APPLICATION (WITH POWER OF

As an inventor named below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

patent issued thereon.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled WELL-DRIVE ANNEAL TECHNIQUE USING PREPLACEMENT OF NITRIDE FILMS FOR ENHANCED FIELD ISOLATION, the specification of which (check one):

is attached hereto.     was filed onas Unite	d States application serial no.			
		and was amended under PCT Article 19 on	<del></del> ·	
I hereby state that I have reviewed and ferred to above.	understand the contents of the above-ider	tified specification, including the claims, as amende	d by any amend	dment
I acknowledge the duty to disclose to that the claimed in this application, as "mat	ne U.S. Patent and Trademark Office all i eriality" is defined in Title 37, Code of F	nformation known to me to be material to the paten ederal Regulations § 1.56.	tability of the su	ubject
and the second s	under Title 25 Heitad Status Code 8 119	(a)-(d) or § 365(b) of any foreign application(s) fo	r patent or inve	ntor's
artificate or 8 365(a) of any PCT internat	ional application(s) designating at least or	ie country other than the United States of America I	isted below and	i on any
tracked continuation have and have also is	lentified below and on any attached conti-	nuation page any foreign application for patent or in	iventor's certific	ate or
		United States of America having a filing date before	, that of the	
pplication(s) on which priority is claimed	•			
Prior foreign/PCT application(s):			Priority Clair	invel
g <sup>*</sup>		,		
(number)	(country)	(day/month/year filed)	Yes	No
(number)	(country)	(day/month/year filed)	Yes	No
Title 3	5 United Status Code & 120 of any Unite	ed States application(s) or § 365(c) of PCT internation	onal application	ı(s)
Application serial no.)	(filing date)	(status - pending, patented or a	bandoned)	
1		(status - pending, patented or a	handoned)	
application serial no.)	(filing date)	, , , , , , , , , , , , , , , , , , , ,	Data Concus	
KATE E	5, United States Code, § 119(e) of any U	nited States provisional application(s) listed below:		
(provisional application 110.)	(filing date)			
(provisional application no.)	(filing date)			
(provisional application no.)	(filing date)	<del></del>		
I hereby appoint the following Registe connected therewith:	red Practitions is to prosecute this applica	tion and to transact all business in the Patent and To	ademark Office	•
David V. Trask, Reg. No. 22,012 Laurence B. Bond, Reg. No. 30,549 Allen C. Turner, Reg. No. 33,041 Keith L. Hargrove, Reg. No. 34,836	William S. Britt, Reg. No. 20,969 Joseph A. Walkowski, Reg. No. 2 Kent S. Burningham, Reg. No. 30 Robert G. Winkle, Reg. No. 37,4' Brick G. Power, Reg. No. 38,581	8,765 James R. Duzan, Reg. No. 28,393 ,453 Julie K. Morriss, Reg. No. 33,263		
Edgar R. Cataxinos, Reg. No. 39,931	Joseph A. Walkowski, telephone no. (80			
	TRASK, BRITT & ROSSA P.O. BOX 2550 Salt Lake City, Utah 84110			

Full name of first joint inventor; Pai-Hung Pan Inventor's signature Residence: Boise, 1D Citizenship: U.S.A. Post Office Address: 2773 East Migratory Drive, Boise/1D 83706

Attorney Docket No. 3027US(96-0684)

# 

### DECLARATION FOR PATENT APPLICATION (continuation page)

Invention title: WELL-DRIVE ANNEAL TECHNIQUE USING PREPLACEMENT OF NI	ITRIDE FILMS FOR ENHANCED FIELD ISOLATION
Inventor name(s) appearing on first declaration page: Pai-Hung Pan	
☑ Additional original, first and joint inventor(s):	
Full name of second joint inventor: Nanseng Jeng	Date
Inventor's signature Residence: Vancouver, WA Citizenship: Taiwan R.O.C. Post Office Address: 0220 S.E. 15th Street, Vancouver, WA 98664	

#### DECLARA ON FOR PATENT APPLICATION (WITH POWER OF FORNEY)

As an inventor camed below or on any attached continuation page, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

🛭 i: attached hereto.

referred to above.

I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled WELL-DRIVE ANNEAL TECHNIQUE USING PREPLACEMENT OF NITRIDE FILMS FOR ENHANCED FIELD ISOLATION, the specification of which (check one):

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment

I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to the patentability of the subject

□ was filed on \_\_\_\_as United States application serial no. \_\_\_\_and was amended on \_\_\_\_.
□ was filed on \_\_\_\_as PCT international application no. \_\_\_\_and was amended under PCT Article 19 on \_\_\_\_.

matter claimed in this application, as "ma	teriality" is defined in Title 37, Code of Federal R	egulations § 1.56.		
certificate or § 365(a) of any PCT interna attached continuation page and have also	under Title 35, United States Code, § 119 (a)-(d) of tional application(s) designating at least one country identified below and on any attached continuation preating at least one country other than the United State.	y other than the United States of America age any foreign application for patent or it	listed below a nventor's cert	and on any
Prior foreign/PCT application(s):			Priority C	'laimed
(number)	(country)	(day/month/year filed)	Yes	No
(number)	(country)	(day/month/year filed)	Yes	No
designating the United States of America application is not disclosed in any such probability to disclose to the U.S. Patent and	5, United States Code, § 120 of any United States listed below and on any attached continuation page for application in the manner provided by the first I Trademark Office all information known to me to be between the filing date of such prior application.	and, insofar as the subject matter of each paragraph of Title 35, United States Code be material to patentability as defined in	of the claims , § 112, I ack Title 37, Cod	of this knowledge e of Federal
(application serial no.)	(filing date)	(status - pending, patented or a	ibandoned)	
## (application serial no.)	(filing date)	(status - pending, patented or a	ibandoned)	
Hereby claim the benefit under Title 3	5, United States Code, § 119(e) of any United Stat	es provisional application(s) listed below:		•
(provisional application no.)	(filing date)			
(provisional application no.)	(filing date)			
(provisional application no.)	(filing date)			
I hereby appoint the following Registe connected therewith:	red Practitioners to prosecute this application and to	o transact all business in the Patent and Tr	ademark Offi	ce
David V. Trask, Reg. No. 22,012 Laurence B. Bond, Reg. No. 30,549 Allen C. Turner, Reg. No. 33,041 Keith L. Hargrove, Reg. No. 34,836 Edgar R. Cataxinos, Reg. No. 39,931	William 5. Britt, Reg. No. 20,969 Joseph A. Walkowski, Reg. No. 28,765 Kent S. Burningham, Reg. No. 30,453 Robert G. Winkle, Reg. No. 37,474 Brick G. Power, Reg. No. 38,581	Thomas J. Rossa, Reg. No. 26,799 James R. Duzan, Reg. No. 28,393 Julie K. Morriss, Reg. No. 33,263 Patrick McBride, Reg. No. 39,295 Kenneth E. Horton, Reg. No. 39,481		
Address all correspondence to:	Joseph A. Walkowski, telephone no. (801) 532-19 TRASK, BRITT & ROSSA P.O. BOX 2550 Salt Lake City, Utah 84110	22.		
true; and further that these statements we	de herein of my own knowledge are true and that, are made with the knowledge that willful false stater f the United States Code and that such willful false	nents and the like so made are punishable	by fine or im	prisonment,
Full name of first joint inventor: Pai-Hut Inventor's signature Residence: Boise, ID Citizenship: U.S.A. Post Office Address: 2773 East Migrator		Date	,	

Attorney Docket No. 302705(90 0004)

## 

#### DECLARATION FOR PATENT APPLICATION (continuation page)

Invention title: WELL-DRIVE ANNEAL TECHNIQUE USING PREPLACEMENT OF NITRIDE FILMS FOR ENHANCED FIELD ISOLATION

Inventor name(s) appearing on first declaration page: Pai-Hung Pan

X Additional original, first and joint inventor(s):

Full name of second joint inventor: Nanseng Jeng

Inventor's signature

Residence: Vancouver, WA Citizenship: Taiwan R.O.C.

Post Office Address: 10220 S.E. 15th Street, Vancouver, WA 98664

## United States Patent & Trademark Office Office of Initial Patent Examination — Scanning Division



Application deficiencies were found during scanning:

- Page(s) 1-8 of <u>Drawings</u> were not present for scanning. (Document title)
- Page(s) of were not present for scanning. (Document title)
- ☐ Scanned copy is best available.